← 返回 JSSC 论文列表JSSC 2006第1期Other0.18μm
A Sub-10-ps Multiphase Sampling System
本文展示了一种多通道多相采样系统,采用700MHz频率实现7GSample/s的基采样率,并通过冗余技术减小采样误差。
700MHz, 7GSample/s, 10ps采样相位间距
多相采样冗余技术数字校准动态噪声实时抖动测量
▸创新点1:静态相位和电压误差的数字校准(方法创新)。该论文提出了一种数字校准技术,用于消除静态相位和电压误差,通过精确校准使得采样相位间隔达到10 ps,显著提高了采样精度和系统稳定性。
▸创新点2:冗余技术减小采样器残余电压误差(电路创新)。引入冗余技术,通过额外的采样通道和数字处理,将残余电压误差进一步降低50%,从而提升了系统的整体信噪比和测量准确性。
▸创新点3:参考减法消除跨通道相关动态噪声(系统创新)。采用参考减法技术,有效去除跨通道相关的动态噪声,使得采样相位分辨率仅受限于系统非相关随机噪声,实现了实时测量周期到周期抖动的高精度能力。
▸创新点4:多通道多相位采样系统设计(系统创新)。通过700 MHz工作频率和0.18微米CMOS工艺,实现了每通道7 GSample/s的基础采样率,并结合上述创新技术,构建了一个高性能的多相位采样系统。
Abstract
This paper demonstrates a multichannel multiphase sampling system using a 700-MHz operating frequency to produce a base sampling rate of 7 GSample/s for each channel in a typical 0.18- m CMOS technology. An extra phase cluster with 10-ps sampling phase spacing is generated. To achieve this small phase spacing, static phase and voltage errors are digitally calibrated. Additionally, a redundancy technique is introduced in this paper to further halve the residual voltage error of the samplers. A third technique, i.e., “reference subtraction,” is applied to remove cross- channel correlated dynamic noise. The resulting phase spacing is only limited by the uncorrelated random noise in the system. With this fine sampling phase resolution, this system has the ability to measure cycle-to-cycle jitter in real time.