← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2006第4期Clocking & PLLs0.2μm SiGe BiCMOSVCO

A Multi-Rate 9.953–12.5-GHz 0.2- /22m SiGe BiCMOS LC Oscillator Using a Resistor-Tuned Varactor and a Supply Pushing

一款多速率9.953-12.5GHz低相位噪声LC振荡器,采用90GHz 0.2μm SiGe BiCMOS工艺,实现36%调谐范围和优异相位噪声性能。
9.953-12.5GHz频率范围, 0.1%频率校准误差, 122dBc/Hz@1MHz相位噪声, 80dBc杂散, 5mA@3.3V
LC振荡器多速率低相位噪声SiGe BiCMOS频率调谐
结合开环频率校准和闭环变容二极管调谐实现36%调谐范围
采用多并联单元结构的变容二极管降低工艺变异并提高品质因数
双调节器架构提供高PSRR和低输出电压噪声
Abstract
A multi-rate 9.953–12.5-GHz low phase noise LC oscillator was realized in a 90-GHz 0.2 m SiGe BiCMOS process. It achieves a 36% tuning range by combining a 35% open-loop frequency calibration range having a sub-0.1% residual error with a 1% closed-loop varactor frequency tuning. The oscillator gain is below 130 MHz/V , while having less than 10% variation over the entire tuning range. The varactor is realized with multiple parallel-connected cells consisting of constant capac- itors and voltage-controlled resistors that bring a lower process variation and a higher quality factor in comparison with standard diode and MOS varactors. A dual regulator architecture was used to provide both high PSRR and low output voltage noise. The supply pushing was reduced below 100 kHz/V by using a pushing cancellation circuit that balances the negative and positive voltage coefficients of the different nonlinear capacitors connected to the LC tank. A discrete-time automatic amplitude control loop using a variable tail resistor architecture was implemented to optimize the VCO’s phase noise performance. The VCO specifications include 9.953–12.5-GHz frequency range, 0.1% frequency calibration error, 122 dBc/Hz phase noise at 1 MHz offset, /51kHz /49 /51 corner frequency, 80 dBc spurious tones, 250 400 m/50die area and 5-mA bias current from a 3.3-V supply.