← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2006第6期Power Management0.18μm

High-V oltage Power Delivery Through Charge Recycling

通过电荷回收技术实现高压供电,降低电流需求并简化电源网络阻抗要求。
0.18μm CMOS, 3.6V/5.4V, 93%峰值能效
高压供电电荷回收DC-DC转换CMOS能效优化
创新点1:高压供电技术(系统创新):通过堆叠CMOS逻辑域,实现高压供电,显著降低电流需求,减轻电源地网络阻抗要求,提升系统整体效率。
创新点2:电荷回收DC-DC转换(电路创新):采用电荷回收技术进行DC-DC降压转换,无需传统显式降压转换器,简化电路结构,提高能量转换效率,实验峰值效率高达93%。
创新点3:无需显式降压转换器(方法创新):通过电荷回收实现降压,避免了传统降压转换器的复杂设计和额外功耗,降低了系统成本和复杂度。
创新点4:多电压操作验证(系统创新):在0.18μm CMOS工艺下,成功验证了3.6V和5.4V双电压操作,展示了该技术在不同电压条件下的广泛适用性和稳定性。
Abstract
In this paper, we describe a technique for delivering power to a digital integrated circuit at high voltages, reducing current demands and easing requirements on power-ground network impedances. The design approach consists of stacking CMOS logic domains to operate from a voltage supply that is a multiple of the nominal supply voltage. DC–DC downconver- sion is performed using charge recycling without the need for explicit downconverters. Experimental results are presented for the prototype syst