← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2006第6期Other0.35μm/0.25μm CMOS

Piezoelectric Micro-Power Generation Interface Circuits

研究压电微功率发电接口电路,提出新型同步整流器和倍压电路设计。
88%效率,输出功率2.5μW(100kΩ/10nF负载)
压电发电同步整流倍压电路功率效率CMOS工艺
创新点1:半波同步整流器与倍压电路的设计与实现,采用0.35μm CMOS工艺,实现了88%的高功率效率,输出功率超过2.5μW,显著提升了能量转换效率。
创新点2:全波同步整流器的设计与优化,采用0.25μm CMOS工艺,峰值效率达到86%,输出功率高达22μW,比被动全波整流器高出37%,显著提升了能量采集能力。
创新点3:被动全波整流器的设计与测试,采用0.25μm CMOS工艺,峰值效率为66%,输出功率为16μW,为低功耗应用提供了一种无需静态电流的解决方案。
Abstract
New power conversion circuits to interface to a piezoelectric micro-power generator have been fabricated and tested. Circuit designs and measurement results are presented for a half-wave synchronous rectifier with voltage doubler, a full-wave synchronous rectifier and a passive full-wave rectifier circuit con- nected to the piezoelectric micro-power generator. The measured power efficiency of the synchronous rectifier and voltage doubler circuit fabricated in a 0.35- m CMOS process is 88% and the out