← 返回 JSSC 论文列表JSSC 2006第8期RF & Wireless90nmPLL
The First Fully Integrated Quad-Band GSMGPRS Receiver in a 90-nm Digital CMOS Pr
首款90纳米数字CMOS工艺全集成四频GSM/GPRS接收器
1.4V CMOS, 60mA, 110dBm灵敏度
GSM/GPRS全集成CMOSRF采样数字锁相环
▸采用Nyquist率直接RF采样
▸全数字锁相环(PLL)生成本地振荡器(LO)
▸离散时间模拟信号处理技术
Abstract
We present the receiver in the first single-chip
GSM/GPRS transceiver that incorporates full integration of
quad-band receiver, transmitter, memory, power management,
dedicated ARM processor and RF built-in self test in a 90-nm
digital CMOS process. The architecture uses Nyquist rate direct
RF sampling in the receiver and an all-digital phase-locked loop
(PLL) for generating the local oscillator (LO). The receive chain
uses discrete-time analog signal processing to down-convert,
down-sample, filte