Abstract
Gain control elements are widely used in communica- tion systems both to limit the incident power to the circuitry and to control the amplitude of the transmitted signal. Attenuators are one way of controlling the signal amplitude. The distortion perfor- mance of common CMOS attenuator topologies is investigated in this work. CMOS device equations that model the device in dif- ferent regions of operation and which also model short channel effects are used for calculating distortion performance. Calculated distortion is compared with simulation results and experimental data, and qualitative explanations of the distortion curves as well as the deviation between different sources of data are given. Potential improvements in linearity performance of attenuators via circuit design techniques have also been discussed.