← 返回 JSSC 论文列表JSSC 2007第6期Clocking & PLLs0.13μmVCO
A Low-Power 114-GHz Push–Push CMOS VCO Using LC
研究一种低功耗114GHz推推式CMOS VCO，采用LC源极退化技术。
8.4mW核心功耗，112.8-115.2GHz调谐范围，113.6dBc/Hz@10MHz相位噪声
毫米波VCOCMOS低功耗LC源极退化
▸创新点1：LC源极退化负阻单元设计，通过引入LC源极退化技术，有效提升了负阻单元的线性度和稳定性，同时降低了功耗，适用于毫米波频段的高频振荡器设计。
▸创新点2：毫米波范围内低直流功耗运行，采用优化的电路拓扑结构和低功耗设计技术，实现了在114 GHz频率下仅8.4 mW的核心功耗，显著降低了毫米波振荡器的能耗。
▸创新点3：推推式结构实现高频输出，通过推推式结构将基频信号倍频至毫米波频段，实现了112.8–115.2 GHz的频率范围，扩展了振荡器的应用场景。
▸创新点4：高性能相位噪声表现，在10 MHz偏移处测得相位噪声为-113.6 dBc/Hz，展现了优异的频率稳定性，提升了毫米波振荡器的整体性能。
Abstract
An LC source-degeneration negative-resistance cell of an LC VCO is investigated, which is capable of operating at mil- limeter-wave (MMW) range with low dc power consumption. Sev- eral negative-resistance cells in LC oscillators are also compared. The LC source-degenerated topology is demonstrated through a 114-GHz push-push fully integrated LC VCO implemented in TSMC 0.13- m CMOS process. With core power consumption of 8.4 mW, the tuning range at the fundamental port is 56.4–57.6 GHz and at the push-push port is 112.8–115.2 GHz. The measured phase noise at the fundamental port is 113.6 dBc/Hz at 10-MHz offset. This VCO is believed to have the best figure of merit among MMW VCOs using bulk CMOS processes.