← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2007第8期RF & Wireless0.13μm

A Wideband /1/6Digital-RF Modulator for High Data

一款支持Gb/s数据率的宽带软件定义数字RF调制器
0.13μm CMOS, 1.2 Gb/s, 200 MHz带宽, 5.25 GHz中心频率, 187 mW功耗
宽带调制器数字RF转换器软件定义高速数字电路CMOS工艺
采用高速数字电路替代高动态范围模拟电路
集成数字RF转换器与RF带通滤波器消除杂散信号
使用高效门电路加法器降低高速数字处理功耗
Abstract
A wideband software-defined digital-RF modulator targeting Gb/s data rates is presented. The modulator consists of a 2.625-GS/s digital /1/6 modulator, a 5.25-GHz direct digital-RF converter, and a fourth-order auto-tuned passive LC RF band- pass filter. The architecture removes high dynamic range analog circuits from the baseband signal path, replacing them with high-speed digital circuits to take advantage of digital CMOS scaling. The integration of the digital-RF converter with an RF bandpass reconstruction filter eliminates spurious signals and noise associated with direct digital-RF conversion. An ef- ficient passgate adder circuit lowers the power consumption of the high-speed digital processing and a quadrature digital-IF approach is employed to reduce LO feedthrough and image spurs. The digital-RF modulator is software programmable to support variable bandwidths, adaptive modulation schemes, and multi-channel operation within a frequency band. A prototype IC built in 0.13- m CMOS demonstrates a data rate of 1.2 Gb/s using OFDM modulation in a bandwidth of 200 MHz centered at 5.25 GHz. In-band LO and image spurs are less than 59 dBc without requiring calibration. The modulator consumes 187 mW and occupies a die area of 0.72 mm /50.