← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2007第10期RF & Wireless130-nm CMOS

Wireless Clock Distribution System Using an

提出一种采用外部平面阵列天线的紧凑无线时钟分配系统,可在3 GHz频率下为35毫米直径圆形区域内的电路提供同步。
17-GHz时钟信号,35-mm直径同步区域,3 GHz频率
无线时钟分配外部天线相位同步幅度分布CMOS工艺
创新点1:无线时钟分配系统(系统创新)。该系统通过无线方式分配时钟信号,消除了传统时钟网络中的信号分散问题,显著提高了同步效率和可靠性。
创新点2:外部平面阵列天线(电路创新)。采用外部平面阵列天线,能够在35毫米直径的圆形区域内提供合适的相位和幅度分布,确保多芯片间的时钟同步。
创新点3:17 GHz时钟信号的周期性幅度调制(方法创新)。通过周期性幅度调制初始化所有接收器的时钟分频器,确保所有接收器在同一时钟相位启动,提高了系统的同步精度。
创新点4:130-nm CMOS工艺实现的发射器(电路创新)。发射器采用130-nm CMOS工艺制造,能够在3 GHz频率下稳定工作,展示了系统的高集成度和低功耗特性。
Abstract
A compact wireless clock distribution system with an external planar array antenna which can provide phase and ampli- tude distributions suitable for synchronizing circuits over a 35-mm diameter circular area at 3 GHz is proposed. The computer sys- tems using this wireless clock distribution can have a comparable form factor as systems using a conventional clock network. The system is composed of a transmitter with an off-chip antenna, and multiple clock receivers with on-chip antennas distributed over an integrated circuit or over multiple ICs. The transmitter, which was fabricated in a 130-nm CMOS process, generates a 17-GHz clock signal which is periodically amplitude-modulated in order to initialize all of the receivers’ clock dividers to the same clock phase. Besides increasing the synchronization area, this wireless approach effectively eliminates the dispersion problem in conven- tional clock networks. The experimental results presented show the feasibility and potential benefits of the wireless clock distribution system using an external antenna.