A CMOS Ultra-Wideband Receiver for Low Data-Rate Communication

Abstract

A low-power impulse-radio ultra-wideband receiver is demonstrated for low data-rate applications. A topology selec- tion study demonstrates that the quadrature analog correlation is a good receiver architecture choice when energy consumption must be minimized. The receiver operates in the 3.1–5 GHz band of the UWB FCC spectrum mask on channels of 500 MHz bandwidth. The pulse correlation operation is done in the analog domain in order to reduce the ADC sampling speed down to the pulse repetition rate, thereby reducing the power consumption. The receiver comprises a low-noise amplifier with full on-chip matching network, an RF local oscillator generation, two quadra- ture mixers, two analog baseband chains followed by two ADCs, and a clock generation network. The receiver is implemented in 0.18 m CMOS technology and achieves 16 mA power consump- tion at 20 Mpulses/s pulse repetition rate.