← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2007第11期Clocking & PLLsInP HBT

Over-100-Gb/s 1:2 Demultiplexer Based on InP HBT Technology Yasuyuki Suzuki, Masayuki Mamada, and

基于InP HBT技术开发出超100Gb/s的1:2解复用器IC,具有高信号质量和宽时序裕度。
550mV输出摆幅, <600fs RMS抖动, 100Gb/s无误码
解复用器InP HBT100Gb/s宽带阻抗匹配低抖动
宽带阻抗匹配与双端接技术
低相位常数的数据与时钟分布互连线
模块化设计支持110Gb/s数据速率
Abstract
A 1:2 demultiplexer (DEMUX) IC based on InP HBT technology and operating over 100 Gb/s was developed. This IC provides high-speed operation with high signal quality and a wide timing margin by means of broadband impedance matching with double terminations and interconnection lines with a low phase constant in the data and clock distributions. It also obtains excel- lent eye openings with 550-mV /112/45/112output voltage swings, less than 600-fs rms jitter, and error-free operation for 2/51/49 1 at a data rate of 100 Gb/s. Moreover, mounted in a module, the DEMUX IC chip enables module operation at a data rate of 110 Gb/s. To the best of our knowledge, this is the highest data rate yet reported for DE- MUXs.