← 返回 JSSC 论文列表JSSC 2008第1期Other0.18 μm
A Fully Integrated Digital Hearing Aid Chip With Human Factors Considerations
提出并实现了一种考虑人耳特性的低功耗数字助听器芯片，采用两步增益拟合验证算法和耳道建模滤波器电路。
81 dB SNR, 4.2 Vrms输入参考噪声电压, 107 μW功耗
数字助听器低功耗人耳特性增益拟合SNR
▸创新点1：预拟合验证算法（PREV A）是一种方法创新，通过粗调和细调两步实现快速准确的增益拟合和验证，显著提高了听力辅助设备的个性化适配效率。
▸创新点2：耳道建模滤波器电路（EMC）是电路创新，将人耳外部特征建模为分布式LC滤波器，基于患者耳道形状实现粗调增益拟合，增强了设备的适配精度。
▸创新点3：多阈值前置放大器设计是电路创新，动态范围从0.45V到0.8V，功耗仅为32μW，显著降低了系统功耗，同时保持了高信号质量。
▸创新点4：自适应拟合数字信号处理器（DSP）结合滤波器复用技术是系统创新，进一步优化了功耗和性能，使芯片在0.9V单电源下仅消耗107μW，同时实现了81dB的峰值信噪比。
Abstract
A low-power digital hearing aid chip with consider-
ation of the human external ear characteristics according to the
each individual user is proposed and implemented. It adopts the
pre fitting verification algorithm (PREV A) to obtain the fast and
accurate gain fitting and verification in two steps, coarse and fine
gain fittings. The ear canal modeling filter circuit (EMC) which
models the human external ear into the distributed LC filter en-
ables the coarse gain fitting based on the shape of the extern