← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2008第4期Other130nm

Silicon Odometer An On-Chip Reliability Monitor for Measuring Frequency Degradat

提出一种全数字片上可靠性监测器,用于高分辨率测量数字电路频率退化。
1.2V, 130nm CMOS, 0.02%分辨率, 0.8ps时间分辨率
老化退化监测电路NBTI可靠性
采用双环形振荡器测量拍频,提高延迟感知分辨率
差分频率测量技术消除共模环境变化影响
短测量时间抑制电路退化恢复效应
Abstract
ember , IEEE, Randy Persaud , Member , IEEE, and Chris H. Kim , Member , IEEE Abstract—Precise measurement of digital circuit degradation is a key aspect of aging tolerant digital circuit design. In this study, we present a fully digital on-chip reliability monitor for high-resolution frequency degradation measurements of digital circuits. The proposed technique measures the beat frequency of two ring oscillators, one stressed and the other unstressed, to achieve 50 higher delay sensing resoluti