← 返回 JSSC 论文列表JSSC 2008第7期RF & Wireless
An Assessment of µ-Czochralski, Single-Grain Silicon Thin-Film Transistor Technology for Large-Area, Sensor and 3-D Electronic Integration Nitz Saputra, Student Member , IEEE
评估采用µ-Czochralski单晶硅薄膜晶体管技术在模拟和射频应用中的性能。
DC增益55 dB,带宽6.3 MHz,PSRR 50 dB
单晶硅薄膜晶体管模拟电路射频放大器低温工艺
▸创新点1:采用µ-Czochralski单晶硅薄膜晶体管技术,通过位置控制的晶粒和准分子激光再结晶技术,实现了高性能的硅基薄膜晶体管,其电子迁移率接近单晶硅MOSFET水平(/84 comparable),为柔性电子提供了单晶级性能。
▸创新点2:开发了低温工艺(<350°C),使得该技术可兼容低成本柔性塑料基板,突破了传统高温工艺对基板材料的限制,为柔性电子系统的大面积集成提供了可行性。
▸创新点3:首次在SG-TFT技术上实现了模拟与射频电路的集成,包括55dB增益的运算放大器和12dB增益的433MHz射频放大器,证明了该技术在混合信号系统中的潜力。
▸创新点4:通过改进的BSIM-SOI模型实现了与实验数据的高度吻合,为SG-TFT技术的电路设计和仿真提供了可靠工具,加速了该技术的设计迭代周期。
Abstract
Single-grain (SG) thin-film transistors (TFTs) fabricated inside location-controlled silicon grains using the -Czochralski method are benchmarked for analog and RF applications. Each silicon grain is defined by excimer laser recrys- tallization of polysilicon. Thin-film transistors may be fabricated in this manner on silicon or low-cost flexible plastic substrates as processing temperatures remain below 350 C, making the SG-TFT a potential enabling technology for large-area highly integrated electronic systems or systems-in-package with low manufacturing cost. Operational amplifier and voltage reference circuits of varying complexity were designed and measured in order to evaluate the effects of channel position and processing variation on analog circuits. A two-stage telescopic cascode oper- ational amplifier fabricated in an experimental 1.5 m SG-TFT technology demonstrates a DC gain of 55 dB (unity-gain band- width of 6.3 MHz), while a prototype CMOS voltage reference with a power supply rejection ratio (PSRR) of 50 dB is also demonstrated. With /84 comparable to single-crystal MOSFETs of comparable gate length, the SG-TFT can also enable RF circuits for wireless applications. A 12 dB gain RF cascode amplifier with on-chip inductors and operating in the 433 MHz ISM band is demonstrated. Excellent agreement with simulations is attained using a modified BSIM-SOI model extracted from measurements of experimental SG-TFT devices.