← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2008第7期Clocking & PLLs0.7 μm CMOSNeural Network Accelerator

Features and Design Constraints for an Optimized SC Front-End Circuit for Capaci

本文提出了一种用于宽动态范围电容传感器的优化开关电容前端电路设计方法。
1 pF至300 pF电容范围,14位线性度,16位分辨率,100 ms测量时间
开关电容前端电路电容传感器负反馈宽动态范围线性度测量
采用负反馈电路控制电荷转移速度以防止输入放大器过载
提出扩展寄生电容可接受范围的方法
引入考虑PCB寄生电容影响的线性度测量新方法
Abstract
This paper presents optimization criteria for an inte- grated switched-capacitor front-end circuit for capacitive sensors with a wide dynamic range. The principle of the interface is based on the use of a relaxation oscillator. A negative-feedback circuit controls the charge-transfer speed to prevent the overload of the input amplifier for large input signals which thus enables a wide dynamic range of capacitor values. Moreover , it has been shown that the use of negative feedback can also result