← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2008第12期Analog Circuits0.18μmOp-Amp

An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and

提出相关电平移位(CLS)技术,实现轨到轨性能并减少运算放大器增益误差。
0.18μm CMOS, 20MHz, 12-bit, 10.5 ENOB, 0.9V供电
相关电平移位轨到轨运算放大器ADCCMOS
引入相关电平移位(CLS)技术
减少运算放大器有限增益引起的误差
在保持kT/C噪声不变的同时提升速度
Abstract
Gregoire , Member , IEEE, and Un-Ku Moon , Senior Member , IEEE Abstract—Correlated level shifting (CLS) is introduced as a new switched-capacitor technique to provide true rail-to-rail perfor- mance while reducing errors from finite opamp gain. There is neg- ligible kT/C noise increase and in many cases a speed advantage compared to using a high gain opamp. The gain enhancement is quantified with formulas and the general technique is compared to correlated double sampling (CDS). Results are prese