← 返回 JSSC 论文列表JSSC 2009第9期Other
Bipolar Transistor Excess Phase Modeling in V erilog-A
提出一种在Verilog-A中实现双极晶体管超额相位建模的新方法，保持幅度响应恒定。
未明确提及
双极晶体管超额相位Verilog-A电路仿真半导体器件建模
▸提出超额相位模型，保持幅度响应恒定
▸在Verilog-A中实现Weil–McNamee超额相位模型
▸增加时间滞后的偏置依赖性而不引入不良行为
Abstract
, Senior Member , IEEE
Abstract—The collector current
of a bipolar transistor does
not instantaneously respond to changes in applied base-emitter
voltage
; its response exhibits a time lag because of the finite
transit time of carriers through the transistor, which is manifest
as a phase lag (or “excess phase”) in the frequency domain. In this
paper we present an excess phase model that has a constant mag-
nitude response, in contrast to previous models which introduce
a change in magnitude as