← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2009第12期Other65nm

A Single-40 Gbs Dual-20 Gbs Serializer IC With SFI-52 Interface in 65 nm CMOS Ko

65nm CMOS工艺下实现支持40Gbs和双20Gbs输出的串行器芯片。
65nm CMOS, 1.2V/3.3V, 40Gbs(1.8W), 20Gbs(1.6W)
40Gbs65nm CMOSDQPSKOC-768SFI5.2
支持单40Gbs和双20Gbs两种输出模式
兼容SFI5.2接口标准
在65nm CMOS工艺下实现低功耗设计
Abstract
a , Member , IEEE, Takuji Y amamoto, Satoshi Matsubara, Masaya Kibune, Y oshiyasu Doi, Takayuki Shibasaki, Nestoras Tzartzanis , Member , IEEE, Anders Kristensson, Member , IEEE, Samir Parikh, Satoshi Ide , Member , IEEE, Y ukito Tsunoda, Tetsuji Y amabana, Mariko Sugawara, Naoki Kuwata, Tadashi Ikeuchi, Junji Ogawa , Member , IEEE, and William W . Walker, Member , IEEE Abstract—This paper presents a 40 Gb/s Serializer IC in 65 nm bulk CMOS technology. The IC has an SFI5.2-compliant 10 Gb/s inpu