← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2010第5期Other0.13μm SiGe BiCMOS

24-Bit 5.0 GHz Direct Digital Synthesizer RFIC With Direct Digital Modulations in 0.13 /22m SiGe BiCMOS Technology

首款超GHz输出频率带直接数字调制功能的24位5.0GHz直接数字合成器RFIC
0.13μm SiGe BiCMOS, 3.3V, 5.0GHz, 45dBc SFDR@50MHz带宽
直接数字合成器射频集成电路脉冲压缩雷达无ROM架构数字调制
首款输出频率超GHz且具备直接数字调制功能的DDS RFIC
采用无ROM架构实现24位频率/12位相位直接数字调制
集成10位分段正弦加权DAC实现相位-幅度转换
Abstract
This paper presents a 24-bit 5.0 GHz ultrahigh-speed direct digital synthesizer (DDS) with direct digital modulation capabilities used in a pulse compression radar. This design repre- sents the first DDS RFIC in over-GHz output frequency range with direct digital modulation capabilities. It adopts a ROM-less archi- tecture and has the capabilities for direct digital frequency and phase modulation with 24 bit and 12 bit resolution, respectively. The DDS includes a 24-bit ripple carry adder (RCA) accumulator for phase accumulation, a 12-bit RCA for phase modulation and a 10-bit segmented sine-weighted digital-to-analog converter (DAC) for phase-to-amplitude conversion (PAC) as well as dig- ital-to-analog conversion. The DDS core occupies /51 /48 /50 /53mm/50 and consumes 4.7 W of power with a single 3.3 V power supply. This 24-bit DDS has more than 20,000 transistors and achieves a maximum clock frequency of 5.0 GHz. The measured worst case SFDR is 45 dBc under a 5.0 GHz clock frequency and within a 50 MHz bandwidth. At 1.246258914 GHz output frequency, the 50 MHz narrowband SFDR is measured as 82 dBc. The best Nyquist band SFDR is 38 dBc with a 469.360351 MHz output using a 5.0 GHz clock frequency. This DDS was developed in a 0.13 m SiGe BiCMOS technology with /77/65/88/61 200/250 GHz and tested in a CLCC-68 package.