← 返回 JSSC 论文列表JSSC 2010第5期RF & Wireless65nm
An Active Feedback Interference Cancellation Technique for Blocker Filtering in RF Receiver Front-Ends Tobias D. Werth, Student Member , IEEE, Christoph Schmits , Student Member , IEEE
提出一种基于反馈平移环的干扰消除电路,用于无线接收机中的阻塞信号抑制。
65-nm CMOS, 15 dBm blocker at 20 MHz offset, 3 dB gain degradation
反馈干扰消除无线接收机阻塞信号反馈平移环CMOS
▸创新点1:反馈平移环技术(系统创新) - 提出了一种新型反馈平移环结构,通过闭环控制主动生成并减去干扰信号的复制信号,实现了对无线接收机中阻塞干扰的有效抑制,相比传统方法具有更高的稳定性。
▸创新点2:非精确增益匹配依赖性降低(方法创新) - 该技术不依赖前馈方法中两条路径的精确增益匹配,而是通过开环增益调节实现干扰消除,显著降低了系统对元件匹配精度的要求,提高了鲁棒性。
▸创新点3:可调开环增益设计(电路创新) - 采用可调节开环增益的反馈控制架构,使系统能够灵活适应不同强度的阻塞干扰,在15dBm强干扰下仅产生3dB增益下降,相比未启用时12dB的下降有显著改善。
▸创新点4:I/Q失配与噪声分析(理论创新) - 论文首次全面分析了反馈干扰消除技术中的I/Q失配和噪声机制,为实际电路设计提供了重要理论指导,填补了该领域的研究空白。
Abstract
A feedback interference cancellation circuit is pre- sented that uses a control loop to reject blockers in wireless receivers. The concept is based on a feedback translational loop which subtracts a blocker replica from the original blocker signal. In contrast to feedforward methods loop selectivity does not de- pend on exact gain matching of two paths but on the open loop gain which is easier to adjust. The concept is described including the theoretical derivations of the transfer function and stability. Non- idealities like I/Q mismatch and noise mechanisms are discussed. Finally, measurements from a prototype chip in 65-nm CMOS are presented showing the feasibility of active feedback cancellation. In a desensitization scenario, gain drops by more than 12 dB for a 15 dBm blocker at 20 MHz offset without feedback interference cancellation while a gain degradation of merely 3 dB is measured with feedback interference cancellation enabled.