← 返回 JSSC 论文列表JSSC 2011第2期Clocking & PLLs65nmVCO
A 228 22W 750 MHz BPSK Demodulator Based on Injection Locking Qiang Zhu Student
基于注入锁定振荡器的超低功耗BPSK解调器，采用环形振荡器实现紧凑芯片面积和低功耗。
65nm CMOS, 228μW, 750MHz, 5Mb/s, -43dBm灵敏度
BPSK解调器注入锁定振荡器超低功耗环形振荡器包络检测
▸使用二次谐波注入锁定振荡器将BPSK信号转换为ASK信号
▸采用环形振荡器实现超低功耗和紧凑芯片面积
▸通过包络检测器解调基带信号
Abstract
An ultra-low-power BPSK demodulator based on in-
jection locked oscillators (ILOs) is introduced in this paper. Two
second harmonic ILOs are employed to convert BPSK signals to
ASK signals, which are then demodulated by an envelope detector
to baseband. For sub-GHz applications, the ILOs are implemented
using ring oscillators to allow compact chip area and ultra-low
power dissipation. Bit error rate (BER) analysis of this demodu-
lator indicates erroneous polarity flipping of demodulated bits due