← 返回 JSSC 论文列表JSSC 2011第5期RF & Wireless65nmLNA
A 65 nm CMOS Quad-Band SAW-Less Receiver SoC for GSMGPRSEDGE Ahmad Mirzaei Membe
设计了一款65nm CMOS四频段SAW-less接收器SoC，用于GSM/GPRS/EDGE，替代前端SAW滤波器。
65nm CMOS, 55mA电池电流, 灵敏度-110dBm, 1dB压缩点>+4dBm
带通滤波器CMOSN路径滤波GSM阻抗变换
▸集成片上带通滤波器
▸集成LNA匹配组件和RF baluns
▸采用四相25%占空比时钟驱动的高Q值BPF
Abstract
Ahmad Y azdi, Member , IEEE,
Zhimin Zhou, Ethan Chang, and Puneet Suri
Abstract—A quad-band 2.5G receiver is designed to replace the
front-end SA W filters with on-chip bandpass filters and to integrate
the LNA matching components, as well as the RF baluns. The re-
ceiver achieves a typical sensitivity of
110 dBm or better, while
saving a considerable amount of BOM. Utilizing an arrangement
of four baseband capacitors and MOS switches driven by 4-phase
25% duty-cycle clocks, high-Q BPF’s are real