← 返回 JSSC 论文列表JSSC 2011第10期MemorySRAM
A Scalable Massively Parallel Processor for Real-Time Image Processing Takashi K
高性能可扩展大规模并行SIMD处理器，用于实时图像处理，具有高能效和小面积特点。
191 GOPS, 310 GOPS/W, 31.6 GOPS/mm²
SIMD处理器实时图像处理高能效大规模并行系统级芯片
▸4位处理单元与SRAM结合的小面积设计
▸优化的流水线架构减少控制器开销周期
▸支持两种工作模式（NF和DF）以适应不同需求
Abstract
This paper d escribes a high performance scalable
massively parallel single-instruction multiple-data (SIMD) pro-
cessor and power/area ef ficient real-time image processing. The
SIMD processor com bines 4-bit processing elements (PEs) with
SRAM on a small area and thus enables at the same time a
high performance of 191 GOPS, a high power ef ficiency of 310
GOPS/W, and a hig ha r e ae f ficiency of 31.6 GOPS/mm
.T h e
applied pipeline architecture is optimized to reduce the number
of controller ove