← 返回 JSSC 论文列表JSSC 2011第11期Clocking & PLLs65nmPLLClock Generation
A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave
提出一种低相位噪声的60 GHz正交注入锁定频率合成器，适用于毫米波应用。
相位噪声低于-95 dBc/Hz@1 MHz, 功耗80 mW, 1.2 V电源
毫米波频率合成器正交注入锁定低相位噪声CMOS
▸采用正交注入锁定振荡器(QILO)作为频率三倍器
▸使用尾反馈技术改善相位噪声
▸结合并行和尾注入技术增强锁定范围
Abstract
This paper proposes a 60 GHz quadrature PLL fre-
quency synthesizer for the IEEE802.15.3c with wide tuning range
and low phase noise. The synthesizer is constructed using a 20 GHz
PLL that is coupled with a Quadrature Injection Locked Oscillator
(QILO) as a frequency tripler t o generate the 60 GHz signal. The
20 GHz PLL generates a signal with a phase noise that is lower
than
dBc/Hz using tail feedback to improve the phase noise
while having a 17% tuning range. The proposed 60 GHz QILO uses
a c