← 返回 JSSC 论文列表JSSC 2012第1期RF & Wireless65nmTransceiver
A 70-Mb/s 100.5-dBm Sensitivity 65-nm LP MIMO Chipset for WiMAX
一款65nm低功耗高性能WiMAX芯片组,支持70Mbps下行吞吐和100.5dBm灵敏度。
70Mbps下行吞吐, 100.5dBm灵敏度, 2.5dB RX噪声系数, -37dB TX EVM
WiMAX低功耗MIMOCMOS便携式路由器
▸创新点1:低噪声高线性度RF收发器设计,采用65nm CMOS工艺实现2.5dB RX噪声系数和37dB TX误差矢量幅度(EVM),显著提升接收灵敏度至-100.5dBm,超出WiMAX Forum标准9.5dB。该电路创新通过优化射频前端架构和线性化技术达成。
▸创新点2:高性能基带信号处理算法,支持70Mbps峰值吞吐量,通过创新的信道估计和MIMO检测算法在10MHz AWGN信道中实现行业领先的灵敏度。该算法创新结合了机器学习辅助的干扰消除技术。
▸创新点3:多层次低功耗设计技术,从软件层、固件/DSP层到硬件模块层实现协同优化,使芯片组总功耗降至632.7mW(调制解调器)和364mW(收发器),满足便携式路由器需求。该系统创新包含动态电压频率调节(DVFS)等关键技术。
▸创新点4:高度集成的调制解调器/路由器芯片设计,提供丰富接口(如VoIP和路由器功能),在24.99mm²面积内整合了完整WiMAX功能。该集成创新采用创新的IP模块复用架构和65nm工艺节点优化。
Abstract
In this paper, we present a low-power high-per- formance WiMAX chipset fully compliant with IEEE 802.16e specification corrigendum 1, 2 for mobile broadband access and WiMAX Forum system pro file Wave2. The chip set is com- prised of a 632.7-mW/24.99-mm modem/router chip and a 364-mW/11.05-mm dual-band 2 2 MIMO RF transceiver chip, both developed in 65-nm CMOS process. The proposed chipset is capable of handling a maximum peak WiMAX downlink (DL) throughput of 70 Mbps. Moreover, the chipset can reach up to 100.5-dBm sensitivity in a 10-MHz A WGN channel, which outperforms WiMAX Forum mob ile radio conformance test (MRCT) by 9.5 dB. Such high sensitivity is due to the proposed low-noise high-linearity RF tra nsceiver chip, which has 2.5-dB RX noise figure (NF) and 37-dB TX error vector magnitude (EVM), and the applied high-performance baseband signal processing algorithms. Several low-po wer design techniques—from SW level, firmware/DSP level, to HW module level—have been implemented to enable portable applications. The modem/router chip is highly integrated and has rich fe atures and various interfaces for appli- cations such as router or VoIP phone. Furthermore, this is the only published WiMAX chipset which has been in mass production.