← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2012第3期Power Management0.13μmPLLVCO

A 1938 GHz Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of

一种1.9-3.8GHz分数分频锁相环,采用快速自动校准技术实现恒定环路带宽和快速锁定。
1.9-3.8GHz, 0.13μm CMOS, 环路带宽校准1.1-6.0μs(±3%), VCO校准1.225-4.025μs
分数分频锁相环自动校准频率合成器恒定环路带宽CMOS
高速频率-数字转换器(FDC)实现片上VCO频率测量
环路带宽自动校准技术实现恒定带宽
最小误差码查找算法提高VCO频率校准精度
Abstract
A fast and high-precision all-digital aut omatic calibration circuit that is highly suited for fractional-N synthesizers is designed to achieve a constant loop bandwidth and fast lock time over an octave tuning range . A high-speed frequency-to-digital converter (FDC) measures VCO frequency o n - c h i pw i t has u b - frequency resolution of in a time period of . The on-chip detected VC O frequency is then used for calibrating the loop bandwidth and the VCO frequency. The loop bandwidth calibra