← 返回 JSSC 论文列表JSSC 2012第9期Clocking & PLLs90nmVCO
Multiloop High-Power-Supply-Rejection Quadrature Ring Oscillator
提出一种多环路高电源抑制比的源极跟随器延迟单元环形振荡器。
0.63-8.1GHz调谐范围, 106-88dBc/Hz@10MHz相位噪声, 7-26mW功耗@1V
多环路振荡器电源抑制源极跟随器正交输出CMOS工艺
▸基于源极跟随器的延迟单元与多环路环形结构提高电源抑制比
▸设计导向的分析方法便于结构应用
▸简化多环路振荡器掩模设计的布局技术
Abstract
This paper presents a source-follower-delay-cell,
multiloop ring oscillator that provides power-supply isolation.
The main contributions of this work are a source-follower-based
delay cell with a multiloop ring structure achieving improved
supply rejection, a design-orie nted analysis of the proposed
structure to facilitate its use, and a layout technique allowing
straightforward mask design for the multiloop oscillator. The
oscillator also features differential control voltages to allow re-
jec