← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2013第1期Digital Circuits45nm

Bubble Razor Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm C

提出Bubble Razor技术,在45nm Cortex-M3处理器中消除时序裕量,实现60%能效提升或100%吞吐量增益
45nm CMOS, 60%能效提升, 100%吞吐量增益
时序裕量消除Bubble RazorARM Cortex-M3时序错误检测能效优化
架构无关的时序错误检测与纠正技术
支持自动插入的局部停顿技术
首次在商用处理器上实现Razor方案
Abstract
We propose Bubble Razor, an architecturally inde- pendent approach to timing error detection and correction that avoids hold-time issues and enables large timing speculation win- dows. A local stalling technique that can be automatically inserted into any design allows the system to scale to larger processors. We implemented Bubble Razor on an ARM Cortex-M3 micropro- cessor in 45 nm CMOS without detailed knowledge of its internal architecture to demonstrate the technique’s automated capability.