A Logic-Compatible Embedded Flash Memory for Zero-Standby Power System-on-Chips Featuring a Multi-Story High V oltage Switch and a Selective Refresh Scheme Seung-Hwan Song, Student Member , IEEE, Ki

Abstract

Embedded flash memory implemented usin gs t a n - dard I/O devices can open doors to new applications and system capabilities, as it can serve as a secure on-chip non-volatile storage for VLSI chips built in standard logic processe s. For example, it is indispensable for adaptive sel f-healing techniques targeted for mitigating process variation and c ircuit aging related issues where system information must be retained dur ing power down periods. Embedded non-volatile memory c an also enable zero-standby power systems by allowing them to completely power down without losing critical data. There h as been numerous device and circuit level research on high-density non-volatile memories such as flash, STT-MRAM, PRAM, and RRAM. However, only few attempts have been made to devel op a cost effective mod- erate-density non-volatile solution using standard I/O devices. In this paper, a logic-compatible embedded flash memory that uses no special devices other than standard core and I/O transistors is demonstrated in a generic logic process having a 5 nm tunnel oxide. An overstress-free high voltage switch and a selective WL refresh scheme are employed for improved cell threshold voltage window and higher endurance cycles.