← 返回 JSSC 论文列表JSSC 2013第8期Power Management130nm
Fully Integrated Capacitive DC–DC Converter With All-Digital Ripple
本文提出了一种全数字纹波抑制技术的全集成电容式DC-DC转换器,通过双环控制实现电压调节和纹波控制。
最大效率70%,最大功率密度24.5 mW/mm²
DC-DC转换器全数字纹波抑制双环控制电容式转换器IBM 130nm工艺
▸创新点1:自适应全数字纹波抑制技术采用双管齐下的方法,通过改变桶电容的大小实现粗调纹波控制,并通过电荷/放电时间调制实现精细控制,这两种技术均为全数字实现,显著降低了纹波从98mV至30mV,同时不影响转换器核心效率。
▸创新点2:双环控制架构创新性地结合了主环的迟滞控制实现电压调节和次环的纹波控制,通过数字脉宽调制器在可变频率环境下调制电荷/放电脉冲宽度,实现了高效的电压与纹波协同管理。
▸创新点3:电荷/放电时间调制的精细控制技术通过全数字方式动态调整桶电容的充放电时序,在负载为0.3V/4mA时保持纹波恒定且与输出电压无关,展现了卓越的适应性控制能力。
▸创新点4:该转换器在IBM 130nm CMOS工艺中实现全集成,达到70%的峰值效率(1.3V/0.5V条件)和24.5mW/mm²的功率密度(含去耦电容),若排除去耦电容则提升至68mW/mm²,创下同类集成转换器的性能标杆。
Abstract
This paper presents an adaptive all-digital ripple mit- igation technique for fully integrated capacitive dc–dc converters. Ripple control is achieved using a two-pronged approach where coarse ripple control is achieved by varying the size of the bucket capacitance, and fine control is achieved by charge/discharge time modulation of the bucket capacit ors used to transfer the charge between the input and output, both of which are completely digital techniques. A dual-loop control was used to achieve regulation and ripple control. The primary s ingle-bound hysteretic control loop achieves voltage regulation and the secondary loop is re- sponsible for ripple control. The d ual-loop control modulates the charge/discharge pulse width in a h ysteretic variable-frequency environment using a simple digital pulse width modulator. The fully integrated converter was implemented in IBM’s 130-nm C M O Sp r o c e s s .R i p p l er e d u c e sf r o m9 8t o3 0m V ,w h e nr i p p l e control secondary loop is enabled for a load of 0.3 V and 4 mA without signi ficantly impacting the converter’s core ef ficiency. Measurement results show constant ripple, independent of output voltage. The converter achieves a maximum ef ficiency of 70% for 1.3 V and 0.5 V and a maximum power density of 24.5 mW/mm , including the areas for the decoupling capacitor. The maximum power densit y increases to 68 mW/mm if the decoupling capacitor is assumed to be already present as part of the digital design.