← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2014第10期Clocking & PLLs130nmNeural Network Accelerator

A Flexible, Event-Driven Digital Filter With Frequency Response Independent of Input

提出一种灵活的无时钟数字滤波器,频率响应独立于输入速率和格式。
16-tap, 8-bit FIR滤波器
DSP连续时间数字调制DSP系统FIR滤波器
无时钟设计,频率响应独立于输入速率
模块化架构,易于扩展数据宽度
集成自动延迟调谐,信噪比优于时钟系统
Abstract
IEEE, Weiwei Jiang, Steven M. Nowick , Fellow, IEEE ,a n d Y annis Tsividis, Life Fellow, IEEE Abstract—This paper pre sents a clockless digital filter able to process inputs of different rate s and formats, synchronous or asynchronous, with no adjustment needed to handle each input type. The filter is desi gned using a mix of asynchronous and real-time digital hardware, and for this reason relies on neither a clock nor the input data rate for setting its frequency response. The modular archite c