← 返回 JSSC 论文列表JSSC 2014第11期Power Management40nmBuck ConverterNeural Network Accelerator
A 0.6 V Input CCM/DCM Operating Digital Buck Converter in 40 nm CMOS
提出一种40nm CMOS工艺的0.6V输入降压转换器,采用CCM/DCM自适应控制提高效率。
40nm CMOS, 0.6V输入, 0.3-0.55V输出, 峰值效率94%
降压转换器低电压CMOS无线传感器网络能效优化
▸创新点1:CCM/DCM自适应控制器(系统创新) - 该控制器根据负载情况自动选择连续导通模式(CCM)或断续导通模式(DCM),显著提升了电源效率,在10 µA输出电流下效率提升高达20%。
▸创新点2:双模体偏置零交叉检测器(电路创新) - 采用正向体偏置和零体偏置双模式设计,支持在低电源电压和正常电源电压下实现DCM操作,扩展了工作电压范围。
▸创新点3:超低功耗迟滞电压检测器(电路创新) - 专为体偏置模式选择设计,具有极低功耗特性,优化了系统能效,峰值效率达到94%。
▸创新点4:40 nm CMOS工艺集成(工艺创新) - 在40 nm CMOS工艺中实现了0.6 V输入、0.3–0.55 V输出的降压转换器,适用于低电压低功耗无线传感器网络系统。
Abstract
This paper presents a 0.6 V input, 0.3–0.55 V output buck converter in 40 nm CMOS, for low-voltage low-power wire- less sensor network systems. A low power CCM/DCM controller of the buck converter enables automatic selection of DCM or CCM operation depending on load situ ation, therefore improving the power efficiency. A dual-mode-body-biased (DMBB) zero-crossing detector with both forward body bias mode and zero body bias mode is designed to enable DCM operation with both low supply voltage and normal supply voltage. An ultra-low-power hysteresis voltage detector is proposed for body bias modes selection. The proposed buck converter achieves a peak ef ficiency of 94% wit h an output current range of 50 µA to 10 mA. Thanks to the DCM operation, the ef ficiency at an output current of 10 µA is improved by 20% and 9%, with an output voltage of 0.35 V and 0.5 V , respectively.