← 返回 JSSC 论文列表JSSC 2015第1期Digital Circuits65nm
A 122 TOPS and 152 mWMHz Augmented Reality Multicore Processor With Neural Netwo
一款用于增强现实头戴显示系统的低功耗高性能多核处理器
65nm CMOS, 1.2V, 250MHz, 381mW平均功耗, 1.22TOPS峰值性能
增强现实多核处理器低功耗设计神经网络加速动态电压频率调整
▸任务级流水线SIMD-PE集群
▸拥塞感知片上网络(NoC)
▸基于混合模式SVM的动态电压频率调整(DVFS)
Abstract
Real-time augmented reality (AR) is actively studied
for the future user interface and experience in high-performance
head-mounted display (HMD) systems. The small battery size
and limited computing power of the current HMD, however, fail
to implement the real-time m arkerless AR in the HMD. In this
paper, we propose a real-time and low-power AR processor for
advanced 3D-AR HMD applications. For the high throughput, the
processor adopts task-level pipelined SIMD-PE clusters and a con-
gestion-aw