← 返回 JSSC 论文列表JSSC 2015第3期RF & Wireless65nmESD
A Low-Power CMOS Receiver for 5 GHz WLAN
设计了一种用于5 GHz WLAN的低功耗CMOS接收器，功耗仅11.6 mW。
65nm CMOS, 11.6 mW, 6 dB噪声系数, -66 dBm灵敏度, 54 Mb/s数据速率
低功耗CMOS接收器5 GHz WLAN片上变压器无源混频器
▸1-to-6片上变压器作为零功耗低噪声放大器
▸变压器与无源混频器协同设计的高效前端
▸全差分电流驱动无源混频器的新分析方法
Abstract
Mobile devices demand low- power WiFi receivers for
extended battery lifetime. This paper presents the design of an
11.6-mW receiver including baseband channel selection filtering
that targets the IEEE802.11a standard. A 1-to-6 on-chip trans-
former serves as a low-noise ampli fier with zero power dissipa-
tion and high linearity while providing ESD protection and differ-
ential outputs. The co-design of the transformer and the passive
mixers leads to an ef ficient front end. Realized in 65-nm CMOS