← 返回 JSSC 论文列表JSSC 2015第5期RF & Wireless90nm
A Fully Integrated Wideband FM Transceiver for Low Data Rate
一款全集成宽带FM收发器,适用于低数据速率自主无线传感系统。
90nm RF-CMOS, 1V, 100 kb/s, 6 nJ/bit
FM-UWB收发器低数据速率自主系统片上校准
▸创新点1:全片上校准技术采用SAR-FLL控制5个DAC(3个I-DAC和2个C-DAC),在2ms内完成Tx/Rx路径的快速校准,显著提升系统稳定性和频率精度,适用于3-5GHz宽频带操作。
▸创新点2:数字可编程匹配网络通过独立调谐PA输出和LNA输入,实现Tx/Rx在3-5GHz频段的高效阻抗匹配,优化功率传输和接收灵敏度(Rx灵敏度达-80.5dBm@10 BER)。
▸创新点3:发射路径集成子载波VCO、3相CCO和三倍频PA,生成10.1dBm-pk的双FM宽带输出(FCC合规),突破传统窄带架构限制,支持100kb/s连续工作。
▸创新点4:系统级创新通过联合优化Tx/Rx能耗(Tx 630µW/Rx 580µW@1V)和6nJ/bit能效,实现低数据率自主传感应用的超低功耗解决方案,90nm RF-CMOS工艺集成度达0.9mm²。
Abstract
A frequency-agile FM-UWB transceiver (Tx/Rx) with full on-chip calibration aimed at low data rate autonomous wireless sensing applications is described. The subcarrier VCO, 3-phase CCO, and frequency-tripling PA in the transmit path produce a wideband, double-FM output at 10.1 dBm-pk (FCC compl iant). A tunable LNA, envelope detector , limiter, and FSK demodulator comprise the receiver. Digitally programmable matching networks at the PA output and LNA input facilitate independe nt tuning of Tx and Rx across the 3–5 GHz band. An on-chip SAR-FLL con- trolling 5 DACs (3 I-DACs and 2 C-DACs) performs a full Tx/Rx c a l i b r a t i o ni nl e s st h a n2m s .D e s i g n e df o rc o n t inuous operation at 100 kb/s, measured Rx sensitivity is 80.5 dBm (10 BER), and average Tx/Rx energy efficiency is 6 nJ/bit. Total dissipation for the 0.9 mm I Ci m p l e m e n t e di n9 0n mR F - C M O Sis 630 µW in Tx and 580 µW in Rx mode from a 1 V supply.