← 返回 JSSC 论文列表JSSC 2015第5期RF & Wireless40nmPower AmplifierNeural Network Accelerator
An Integrated CMOS Passive Self-Interference Mitigation Technique for FDD Radios
提出一种用于FDD无线电的集成无源自干扰抑制技术,通过四端口消除器实现发射泄漏抑制。
40nm CMOS, 5MHz带宽, >20dB TX泄漏抑制
自干扰抑制FDD无线电四端口消除器WCDMA前端CMOS集成
▸四端口消除器(FPC)兼具接收机输入匹配网络功能
▸提供从发射机到接收机的辅助路径实现泄漏消除
▸对接收机噪声系数和功耗影响极小
Abstract
This paper presents an integrated passive self-in-
terference mitigation (SIM) technique for FDD radios. A Four
Port Canceller (FPC) serves a dual function as a receiver input
matching network, and provides an auxiliary path from the trans-
mitter (TX) to the receiver (RX) to perform leakage cancellation,
with minimal penalty on the RX noise figure (NF), and power
consumption. An example of this technique is applied to the
design of a WCDMA front-end cons isting of a low noise amplifier
(LNA), the