← 返回 JSSC 论文列表JSSC 2015第5期RF & Wireless65nmPower Amplifier
Design of A Transformer-Based Reconfigurable Digital Polar Doherty Power Amplifier
本文设计了一种基于变压器的可重构数字极坐标Doherty功率放大器,采用65nm CMOS工艺,实现了高输出功率和效率。
65nm CMOS, +27.3 dBm峰值输出功率, 32.5%峰值效率, 2.1 mm²面积, 24.9%带宽
数字极坐标Doherty功率放大器变压器可重构性CMOS工艺
▸数字极坐标Doherty架构优化主辅放大器协作
▸变压器实现超紧凑设计和宽带性能
▸现场可重构性提供鲁棒操作和灵活优化
Abstract
This paper presents a digital polar Doherty power
amplifier (PA) fully integrated in a 65 nm bulk CMOS process. It
achieves +27.3 dBm peak output power and 32.5% peak PA drain
efficiency at 3.82 GHz and 3.60 GHz, respectively. The proposed
digital Doherty PA architecture optimizes the cooperation of the
main and auxiliary amplifiers and achieves superior back-off
efficiency enhancement (a maxi mum 47.9% improvement versus
the corresponding Class-B operati on). This digital intensive ar-
chitecture a