← 返回 JSSC 论文列表JSSC 2015第9期Clocking & PLLsClock Generation
Comments and Corrections Errata for “A TDC-Free Mostly-Digit al FDC-PLL Frequency Synthesizer With a 2.8–3.5 GHz DCO” Several errors were made by IEEE dur ing the typesetting process of [1] through no fault of the authors. Although the authors m ade IEEE aware of these errors prior to publication of [1], an oversight by IEEE prevented three of the errors from being corrected. The errors corrupted the Equations (1), Fig. 11, and Table I in [1], cor rected versions of which are as follows: Fig. 11. Representative measured FDC-PLL phase noise spectrum, the corre -
本文为IEEE JSSC期刊论文的勘误，修正了排版过程中的错误。
无
勘误IEEE JSSCFDC-PLL相位噪声电流消耗
▸创新点1：勘误修正 - 针对IEEE排版过程中引入的错误，作者及时提供了详细的修正方案，确保论文中的公式、图表和数据准确无误，提升了论文的技术可信度。
▸创新点2：排版错误纠正 - 作者在论文出版前已向IEEE指出排版错误，虽未能完全纠正，但通过后续勘误表的形式补充了正确的公式、图表和数据，确保了技术内容的完整性。
▸创新点3：公式与图表修正 - 作者对论文中的关键公式（如Equation (1)）、图表（如Fig. 11）和表格（如Table I）进行了精确修正，确保技术细节的准确性和可复现性，为后续研究提供了可靠参考。
▸创新点4：技术细节透明化 - 通过公开勘误表，作者展示了论文中技术细节的透明性，增强了学术界对论文技术贡献的信任，同时为类似研究提供了错误修正的范例。
Abstract
errors were made by IEEE dur ing the typesetting process of
[1] through no fault of the authors. Although the authors m ade IEEE
aware of these errors prior to publication of [1], an oversight by IEEE
prevented three of the errors from being corrected. The errors corrupted
the Equations (1), Fig. 11, and Table I in [1], cor rected versions of
which are as follows:
Fig. 11. Representative measured FDC-PLL phase noise spectrum, the corre -
sponding phase noise spectrum predicted by the theoretica