← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2015第12期Data Converters28nmDelta-Sigma ADC

A Continuous-Time Sturdy-MASH Modulator in 28 nm CMOS

提出一种连续时间SMASH调制器,实现宽带宽和高动态范围
28nm CMOS, 1.8GHz采样频率, 50MHz带宽, 85dB动态范围, 74.9dB SNDR
连续时间调制器SMASH架构噪声整形高动态范围28nm CMOS
采用连续时间SMASH架构提升噪声抑制能力
利用多级噪声整形技术增强量化噪声抑制
优化电路设计以适应高速操作
Abstract
This paper presents a practical way to achieve both wide signal bandwidth and high dynamic range in a continuous- time (CT) delta-sigma modulator. Quantization noise is suppressed aggressively by increasing the eff ective order of the noise transfer function based on a sturdy multi-stage noise-shaping (SMASH) architecture. The proposed CT SMASH architecture has a much wider signal bandwidth which was limited in the discrete-time (DT) SMASH architecture due to the inherent sampling frequency limi