← 返回 JSSC 论文列表JSSC 2019第4期Other14nm
An All-Digital Unified Physically UnclonableFunction and True Random Number Gene
一种基于14nm三栅CMOS的全数字统一物理不可克隆函数和真随机数生成器
14nm CMOS, 650mV, 70°C, 1.48Gb/s PUF, 0.56Gb/s TRNG
物理不可克隆函数真随机数生成器熵源阵列自适应后处理物联网安全
▸创新点1:可重构自适应后处理电路(系统创新)。该设计在Arria 10 FPGA上实现动态配置的后处理电路,支持PUF和TRNG模式切换,通过实时调整参数(如TMV阈值、VN层级)适应环境变化,相比固定架构设计降低40%校准能耗。
▸创新点2:三电平分层冯诺依曼提取(方法创新)。提出三级VN熵提取架构(原始位→列级→全局级),逐层筛选高熵比特,实现9倍面积缩减的同时熵收集效率提升1.6倍,NIST测试平均p值达0.38。
▸创新点3:选择性应力硬化优化静态-动态熵(电路创新)。通过可控栅极偏压对ES阵列特定晶体管施加老化应力,在650mV/70℃下实现PUF(0.9996熵)和TRNG(0.99997熵)的协同优化,面积比独立方案节省25%。
▸创新点4:三路自校准技术(系统创新)。集成粗粒度列交换、细粒度ES单元替换和残余熵回收三重机制,使TRNG吞吐量提升40%,抗PVT波动能力提高64%。
Abstract
This paper describes a unified static/dynamic
entropy generator based on a 512-b common entropy source (ES)
array fabricated in 14-nm tri-gate CMOS with reconfig-
urable and adaptive post-processing circuits implemented on
Arria 10 FPGA, targeted for flexible and secure privacy pre-
serving mutual authentication on compact trusted mote plat-
forms at the edge of internet of things. Several conditioning
techniques that include temporal majority voting (TMV)-assisted
ES array segregation with integra