← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2019第4期Clocking & PLLs65nmVCO

An Ultra-Low-Jitter 228-GHz Ring-LC-HybridInjection-Locked Clock Multiplier With

提出一种超低抖动的228GHz环形-LC混合注入锁定时钟倍频器,采用双用途频率校准器优化性能。
65nm CMOS, 153fs RMS抖动, 7.4mW总功耗
超低抖动注入锁定时钟倍频器频率校准CMOS
环形-LC混合注入锁定时钟倍频器设计
双用途频率校准器(DPFC)减少硅面积和功耗
对抗PVT变化的优异抖动性能
Abstract
An ultra-low-jitter, ring-LC-hybrid injection-locked clock multiplier (ILCM) is presented to achieve a high multi- plication factor of 114. The proposed hybrid ILCM cascades a ring-type voltage-controlled oscillator (VCO)-based ILCM and an LC-type VCO-based ILCM. Using a dual-purpose frequency calibrator (DPFC) that can continuously calibrate the frequency drifts of the two VCOs, concurrently, the proposed ILCM can maintain excellent jitter performance against process-voltage- temperature (PVT)