← 返回 JSSC 论文列表JSSC 2019第4期Clocking & PLLs65nm
Chip-Scale Molecular Clock
基于65nm CMOS工艺的分子钟芯片,通过锁定OCS气体分子旋转模式实现高稳定时钟输出。
65nm CMOS, 231.061GHz PLL, 66mW功耗, 3.8×10⁻¹⁰艾伦偏差(τ=1000s)
分子钟CMOS亚太赫兹频率稳定度碳酰硫
▸采用亚太赫兹光谱仪锁定分子旋转模式实现全电子化操作
▸利用主流CMOS技术实现分子钟芯片化
▸集成FSK调制PLL和锁相探测器的微型化设计
Abstract
An ultra-stable time-keeping device is presented, which locks its output clock frequency to the rotational-mode transition of polar gaseous molecules. Based on a high-precision spectrometer in the sub-terahertz (THz) range, our new clocking scheme realizes not only fully electronic operation but also implementations using mainstream CMOS technology. Mean- while, the small wavelength of probing wave and high absorption intensity of our adopted molecules (carbonyl sulfide, 16O12C32S) also enable miniaturization of the gas cell. All these result in an “atomic-clock-grade” frequency reference with small size, power, and cost. This paper provides the architectural and chip-design details of the first proof-of-concept molecular clock using a 65-nm CMOS bulk technology. Using a 231.061-GHz phase-locked loop (PLL) with frequency-shift keying (FSK) modulation and a sub-THz FET detector with integrated lock-in function, the chip probes the accu rate transition frequency of carbonyl sulfide (OCS) gas inside a single-mode waveguide, and accordingly adjusts the 80-MHz output of a crystal oscillator. The clock consumes only 66 mW of dc power and has a measured Allan deviation of 3.8 × 10 −10 at an averaging time of τ = 1000 s.