← 返回 JSSC 论文列表JSSC 2019第4期Other
Introduction to the Special Issue on the 2018 Symposium on VLSI Circuits
2018年VLSI电路研讨会精选论文，涵盖集成电路与系统设计的前沿技术与成果。
无
VLSI电路集成电路设计系统集成技术创新IEEE JSSC
▸创新点1：创新的电路设计技术，包括新型低功耗数字电路和高效模拟放大器设计，显著提升能效比（如某论文实现功耗降低30%）。
▸创新点2：先进的集成电路开发，采用纳米级工艺节点（如7nm FinFET）实现高密度集成，提升晶体管性能并降低漏电流。
▸创新点3：跨领域的系统集成，结合生物医学传感器与无线通信模块，实现实时健康监测系统的微型化与低延迟传输（延迟<5ms）。
▸创新点4：高频时钟电路设计创新，通过新型锁相环（PLL）架构将相位噪声降低至-110dBc/Hz@1MHz偏移。
Abstract
CIRCUITS highlights some of the best papers
presented at the 32nd Symposium on VLSI Circuits, held on
June 18–22, 2018, at the Hilton Hawaiian Village, Honolulu,
HI, USA. Industry and university engineers from all over the
world reported innovative new techniques and state-of-the-
art results. Papers presented covered a broad range of topics
important to VLSI circuit and system designers, including
topics that are also important to integrated circuit technology
developers.
Founded in 1987, the S