← 返回 JSSC 论文列表JSSC 2019第4期Clocking & PLLs65nm
APRIL 2019 VOLUME 54 NUMBER 4 IJSCBC (ISSN 0018-9200) SPECIAL ISSUE ON THE 2018 SYMPOSIUM ON VLSI CIRCUITS
IEEE JSSC期刊论文涵盖芯片级分子钟、低抖动时钟乘法器、低功耗SAR ADC等前沿技术。
22.8GHz, 12-bit, 31.1μW, 1MS/s, 65nm CMOS
分子钟时钟乘法器SAR ADC低功耗CMOS
▸芯片级分子钟
▸超低抖动22.8GHz环形-LC混合注入锁定时钟乘法器
▸12位31.1μW 1MS/s SAR ADC
Abstract
hang and K. Takeuchi 911
SPECIAL ISSUE PAPERS
Chip-Scale Molecular Clock ........ C. Wang, X. Yi, J. Mawdsley, M. Kim, Z. Hu, Y. Zhang, B. Perkins, and R. Han 914
An Ultra-Low-Jitter 22.8-GHz Ring- LC-Hybrid Injection-Locked Clock Multiplier With a Multiplication
Factor of 114 ................................................. S. Choi, S. Yoo, Y. Lee, Y. Jo, J. Lee, Y. Lim, and J. Choi 927
A 12-Bit 31.1-μW 1-MS/s SAR ADC With On-Chip Input-Signal-Independent Calibration Achieving 100.4-dB SFDR
Us