← 返回 JSSC 论文列表JSSC 2019第6期Digital CircuitsFlash Memory
3-D NAND Flash Value-Aware SSD Error-Tolerant SSD Without ECCs for Image Recogni
提出一种无需ECC的Value-Aware SSD,通过DNN图像识别的容错性提升可靠性。
允许15%的NAND闪存位错误率(BER)
Value-Aware SSD错误容忍深度神经网络NAND闪存图像识别
▸Critical Bit Error Reduction (CBER)
▸Middle & Lower Page Error Reduction (M&L-PER)
▸无需ECC的高速低功耗SSD
Abstract
This paper proposes Value-Aware solid-state drive
(SSD) with fast access speed and low power consumption
by eliminating error-correcting code (ECC). Value-Aware SSD
utilizes the error tolerance of image recognition application
using a deep neural network (DNN) to enhance reliability. In a
previous paper, which proposes Value-Aware SSD, fast ECC
decoder is implemented and SSD is evaluated with the 32-bit
floating-point data format. On the other hand, in this paper,
the proposed Value-Aware SSD is