← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2019第7期Data Converters16nm

A Real-Time 189-GHz Bandwidth 175-kHz Resolution Sparse Spectral Analysis RISC-V

一款采用16nm CMOS工艺的1.89GHz带宽、175kHz分辨率稀疏频谱分析SoC,集成子采样ADC与数字重构后端。
16nm CMOS, 0.7V VDD, 3.78GHz参考时钟, 49.8mW ADC功耗, 133.5mW DSP总功耗
稀疏频谱分析子采样ADCFFAST算法RISC-V混合基数FFT
采用FFAST算法实现21,600点稀疏傅里叶变换
集成三组子采样SAR ADC(25×/27×/32×)实现5.4-6.3 ENOB/片
数字后端包含混合基数FFT(864/800/675点)与RISC-V Rocket处理器协同处理
Abstract
A 1.89-GHz bandwidth, 175-kHz resolution spectral analysis system-on-chip (SoC), integrating a subsampling analog- to-digital converter (ADC) frontend with a digital reconstruc- tion backend and implementing a 21 600-point sparse Fourier transform based on the fast Fourier aliasing-based sparse trans- form (FFAST) algorithm has been co-designed by using the Constructing Hardware in a Scala Embedded Language (Chisel) and Berkeley Analog Generator (BAG) circuit generator frame- works in 16-nm CMOS