JSSC 2019第9期Clocking & PLLs

A commonly used approach to lower TS is shown in Fig. 1(b), which aims at increasing the active circuitry’s negative resistance RN by modifying the inverting ampliﬁer’s gm or the capacitors C1 and C2. Reference [7] describes a method in which a minimum load capacitor CL [deﬁned as CL = C0 +C1C2/(C1+C2)] is applied to the oscillator during start-up, and once a stable oscillation is detected, a second capacitor bank is switched in to adjust the frequency and reach the desired steady state . Reference [8] implemented a similar concept to reduce T

本文探讨了降低TS的常用方法，通过修改反相放大器的gm或电容C1、C2来增加RN。

无

TSRN反相放大器电容振荡频率

▸创新点1：通过修改反相放大器的跨导(gm)或调整电容C1和C2来增加负电阻(RN)，从而显著降低启动时间(TS)，这是一种电路创新，具体表现为在启动阶段优化环路增益以加速振荡建立。

▸创新点2：在启动阶段采用最小负载电容(CL=C0+C1C2/(C1+C2))策略，并在检测到稳定振荡后切换第二电容库以调整频率，这是一种系统级创新，通过动态负载控制实现快速启动与频率精度的平衡。

▸创新点3：提出双放大器架构（分别用于启动和稳态运行），解决传统高增益多级放大器带来的相位偏移问题，属于方法创新，可避免晶体振荡频率被拉低至串联谐振频率以下，提升频率稳定性。

▸创新点4：结合外部信号注入技术（需与注入频率同步），通过主动激励方式进一步缩短TS，属于混合信号系统创新，文献[8]中实现TS和启动能量(ES)分别降低13.3倍和6.9倍。

Abstract

e RN by modifying the inverting ampliﬁer’s gm or the capacitors C1 and C2. Reference [7] describes a method in which a minimum load capacitor CL [deﬁned as CL = C0 +C1C2/(C1+C2)] is applied to the oscillator during start-up, and once a stable oscillation is detected, a second capacitor bank is switched in to adjust the frequency and reach the desired steady state . Reference [8] implemented a similar concept to reduce T S as well as start-up energy ES by 13.3 × and 6.9 ×, respectively, without t