← 返回 JSSC 论文列表JSSC 2019第9期Clocking & PLLs
Table I illustrates the comparison of the published TDC works VI C ONCLUSION The
提出一种消除环形TDC中POM误差的方法,保持高时间分辨率并简化电路结构。
3 ps(32级版本),0.8 ps(128级版本)
时间数字转换器环形TDCPOM误差校正时间分辨率非线性校准
▸消除环形TDC中的POM计算误差
▸采用单环结构简化POM误差校正电路
▸利用多过渡状态进行实时N校准改善非线性性能
Abstract
iminate
(not minimize) the intrinsic computing error due to the POM
effect in the ring-type TDC. The POM error correction imple-
mentation maintains the practi cal, effective time resolution as
good as the quantitative time resolution (3 ps for 32-stage
version and 0.8 ps for 128-stage version). The detectable
range depends on the bit number of the loop counter, which
is flexible to be expanded as need. Furthermore, the CRV
TDC employs only one ring structure in the TDC circuit
to significantly si