← 返回 JSSC 论文列表JSSC 2020第4期Data Converters110nmCMOS Image Sensor
A 640 --times- 640 Fully Dynamic CMOS Image Sensor for Always-On Operation
介绍了一种640×640全动态CMOS图像传感器，适用于常开操作。
110-nm CMOS, 0.3% peak non-linearity, 6.1 e-rms RN, 67-dB dynamic range, 2.1 mW at 44 fps, 140 µW at 5 fps
CMOS图像传感器动态像素ADC能量效率常开操作
▸创新点1：动态像素源跟随器（Dynamic Pixel Source Follower）是一种电路创新，通过动态偏置技术显著降低了静态功耗，同时保持了高线性度（0.3% peak non-linearity）。这种设计特别适合always-on应用，能够在44 fps下仅消耗2.1 mW功率。
▸创新点2：动态单斜率ADC（Dynamic Single-Slope ADC）结合了方法创新和电路创新，利用寄生列电容进行信号采样，减少了传统ADC的面积和功耗。其动态偏置比较器进一步优化了能效，使随机噪声低至6.1 e-rms。
▸创新点3：能量高效两步计数器（Energy-Efficient Two-Step Counter）是系统级创新，通过分步计数策略降低动态功耗，支持从44 fps到5 fps的灵活帧率调整，在320×320子采样模式下功耗仅140 µW，体现了超低功耗设计。
▸创新点4：全动态CMOS图像传感器架构（Fully Dynamic CMOS Sensor Architecture）整合了上述创新，实现了67 dB动态范围和0.71 e-·nJ的能效指标，为always-on场景提供了系统级解决方案，涵盖像素设计、信号链和功耗管理的协同优化。
Abstract
This article presents a 640 × 640 fully dynamic
CMOS image sensor for the always-on operation. It consists
of a dynamic pixel source follower (SF), whose output signal
is sampled into a parasitic column capacitor and then read
out by a dynamic single-slope (SS) analog-to-digital converter
(ADC) based on a dynamic bias comparator and an energy-
efficient two-step counter. The prototype sensor was implemented
in a 110-nm CMOS process, achieving 0.3% peak non-linearity,
6.1 e
-rms random noise (RN),