← 返回 JSSC 论文列表JSSC 2020第5期Clocking & PLLs40nmVCO
An OTA-Less Second-Order VCO-Based CT Modulator Using an Inherent Passive Integrator and
提出一种无OTA的二阶VCO连续时间ΔΣ调制器,利用VCO固有特性实现高效噪声整形。
40nm CMOS, 590μW@330MHz, 68.7dB SNDR/6MHz, 22fJ/step FoM
VCO调制器连续时间ΔΣ无OTA设计混合被动架构噪声整形
▸采用混合被动-VCO架构实现无OTA设计
▸利用VCO寄生效应作为固有被动级
▸低噪声级联积分反馈结构优化功耗
Abstract
Voltage-controlled oscillator (VCO)-based continuous-time modulators (CTDSMs) are deemed attractive for deep-scaled process. However, to realize high-order noise shaping, existing works still employ operational transconductance amplifiers (OTAs), which limits the benefits brought by the VCO. This article presents an OTA-less second- order VCO-based CTDSM featuring a hybrid passive-VCO architecture. It exploits the gain-efficient and scaling-friendly nature of the VCO integrator, enabling the use of a fully passive loop filter to increase the order with minimum power. The proposed architecture is realized in a low-cost, low-noise cascaded-integrator feedback structure that makes use of the parasitic effect of the VCO as an inherent passive stage. Fabricated in 40-nm CMOS, the prototype occupies 0.028 mm 2 of active area and consumes 590 μW when sampling at 330 MHz. The CTDSM achieved peak Walden figure of merits of 22 fJ/step with 68.7-dB signal to noise and distortion ratio (SNDR) over 6-MHz bandwidth.